



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/583,883	05/31/2000	Terry R. Lee	M4065.0260/P260	1931

24998 7590 04/19/2004

DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP  
2101 L STREET NW  
WASHINGTON, DC 20037-1526

EXAMINER

HUYNH, KIM T

ART UNIT	PAPER NUMBER
----------	--------------

2112

DATE MAILED: 04/19/2004

15

Please find below and/or attached an Office communication concerning this application or proceeding.

Sl

## Office Action Summary

Application No.

09/583,883

Applicant(s)

LEE, TERRY R.

Examiner

Kim T. Huynh

Art Unit

2112

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 18 March 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-29 and 36-69 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-29 and 36-69 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 31 May 2000 is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

## DETAILED ACTION

### *Response to Amendment*

1. Applicant's arguments filed on 3/18/04 have been further reviewed with primary Khanh Dang and fully considered but not place application in condition for allowance.

### *Response to Affidavit, Exhibit*

2. The Declaration of Terry R. Lee Under 37CFR 1.131 filed on 2/4/04 under 37 CFR 1.131 has been considered but is ineffective to overcome the Perino's reference.

The evidence submitted is insufficient to establish a reduction to practice of the invention in this country or a NAFTA or WTO member country prior to the effective date of the Perino's reference. The requirement set forth in 37 C.F.R. 1.131, Affidavit or declaration of prior invention to overcome cited patent or publication. When any claim of an application or a patent under reexamination is rejected under 35 U.S.C. 102(a) or (e), or 35 U.S.C. 103 based on a U.S. Patent to another or others which is prior art under 35 U.S.C. 102(a) or (e) and which substantially shows or describes but does not claim the same patentable invention, as defined in 1.601(n), See MPEP 715. In addition, the Declaration fails to comply with the requirement set forth in 37CFR 1.131.

### *Claim Rejections - 35 USC § 102*

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States

only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 1-14, 15-30, 31-44, 50-59, 65-72 are rejected under 35 U.S.C. 102(e) as being anticipated by Perino et al. (US Patent 6,545,875)

As per claim 1, 14, 30. Perino discloses method of routing a system bus to a plurality of expansion cards said method comprises:

- routing the bus (fig.3A, 25 ) into a first connector (fig.4, 51a) and into a first circuit card(fig.4, 41a) residing within the first connector; (col.5, lines 43-64), (col.6, lines 52-58)
- routing the bus from a portion of the first circuit card into a portion of a second circuit card residing within a second connector, wherein the bus is routed from the first circuit card to the second circuit card without entering the second connector; (fig.8), (col.6, lines 52-58)
- routing the bus through the second circuit card (fig.4, 41b) to the second connector (fig.4, 51b), (col.5, lines 43-64), (col.6, lines 52-58)

As per claim 4, 17, 33 Perino discloses the method further comprising the act of routing the bus out of the second connector (fig.4, 51c) into a portion of a system circuit board. (col.7, lines 32-43), (col.8, lines 20-27)

As per claim 5, 18. Perino discloses the method further comprising the act of terminating the bus after routing the bus out of the second connector. (col.5, lines 53-64)

As per claim 36, 51 Perino discloses a bus system comprising:

- a bus mounted on a circuit board of said system; (col.5, lines 43-54)

- a plurality of expansion slots (col.4, lines 40-41), each slot comprising a connector mounted on said circuit board (col.4, lines 56-59) and a circuit card residing within the connector, wherein said bus is routed into a first connector, into a first circuit card residing within said first connector, out of a portion of said first circuit card into a portion of a second circuit card residing within a second connector and through said second circuit card, and wherein said bus is routed from said first circuit card to said second circuit card without entering said second connector. (col.5, lines 43-54), (col.6, lines 52-58)

As per claims 2-3, 15-16, 31-32, 37-38, 52-53 Perino discloses bus routing 3<sup>rd</sup> to 4<sup>th</sup> card which inherently to claims 1, 30, 36 and 51 bus routing from 1<sup>st</sup> to 2<sup>nd</sup> card. (col.4, lines 40-41). (col.5, lines 43-54), (fig.8), (col.6, lines 52-58)

As per claim 21, 40 and 55, Perino discloses wherein said act of routing the bus from the portion of the first circuit card into the portion of the second circuit card comprises connecting the portion of the first circuit card to the portion of the second circuit card by a jumper mechanism. (col.6, lines 28-31)

As per claim 6,7 and 19, 20, 42, 57 Perino discloses the method wherein the first and second circuit cards each contain a top edge portion, each top edge portions being opposite an edge portion residing in a respective connector, and wherein the bus is routed from the top edge portion of the first circuit card into the top edge portion of the second circuit card. (col.8, lines 65-67), (col.9, lines 1-23), (fig.8), (col.6, lines 25-37, 52-58)

As per claim 8 and 22, Perino discloses wherein said act of routing the bus from the portion of the first circuit card into the portion of the second circuit card comprises connecting the portion of the first circuit card to the portion of the second circuit card by a jumper mechanism. (col.6, lines 28-31)

As per claim 9, 23, Perino discloses wherein said act of routing the bus from the portion of the first circuit card into the portion of the second circuit card comprises connecting the portion of the first circuit card to the portion of the second circuit card by a circuit board having bus portion traces for continuing the bus between the first and second circuit cards. (col.6, lines 52-58), (col.6, lines 28-31), (fig.8)

As per claim 10, Perino discloses wherein said act of routing the bus from the portion of the first circuit card into the portion of the second circuit card comprises connecting the portion of the first circuit card to the portion of the second circuit card by a cable. (col.6, line 28-31), (col.6, lines 52-58)

As per claim 11-13, 24-26 Perino discloses wherein at least address, data and control signals are routed on said bus between the first and second circuit cards. (col.8, lines 37-41), (col.1, lines 19-26)

As per claim 27, Perino discloses wherein the bus is routed into the first circuit card (fig.4, 41a) by routing the bus into a first connector (fig.4, 51a) in which the first circuit card is residing. (col.5, lines 43-54)

As per claim 28, Perino discloses wherein the bus is routed out of the second circuit card (fig.4, 41b) by routing the bus out into a second connector in which the second circuit card is residing. (col.5, lines 43-54)

As per claim 29, Perino discloses wherein a first portion of bus (fig.4, 301) signals are routed between the first and second circuit cards and a second portion of bus signals are provided to the second circuit card from the motherboard (col.6, lines 28-31)

As per claim 66-68, 70 Perino discloses a processor-based system comprising:

- a processor; (col.5, lines 53-55), wherein bus system configured inherently discloses processing)
- a bus system (fig.9, 92) coupled to said processor; (col.5, lines 53-54), (col.7, lines 4-11)
- a bus mounted on a circuit board of said system; (col.6, lines 55-57)
- a plurality of expansion slots(col.4, lines 40-41), each slot comprising a connector mounted on said circuit board (col.4, lines 56-59) and a circuit card residing within the connector, wherein said bus is routed into a first connector, into a first circuit card residing within said first connector, out of a portion of said first circuit card into a portion of a second circuit card residing within a second connector, through said second circuit card and out of said second connector, wherein said bus is routed from said first circuit card into said second circuit card without entering said second connector. (col.6, lines 52-58), (col.6, lines 28-31), (fig.8)

As per claim 34, 71 Perino discloses wherein the bus is routed to a first interface device connected the device on the first circuit card and the first interface device

provides bus signals to the device on the first circuit card. (col.5, lines 43-52),  
(col.6, lines 52-67)

As per claim 35, 72 Perino discloses wherein the bus is routed to a second interface device connected the device on the second circuit card and the second interface device provides bus signals to the device on the second circuit card.  
(col.5, lines 43-52), (col.6, lines 52-67)

As per claim 39, 54 Perino discloses wherein said bus is terminated by a plurality of resistors(col.5, lines 53-64)

As per claim 41, 56 Perino discloses wherein said portions are located at a top edge of said first and second circuit cards opposite a bottom edge residing in said connectors. (col.8, lines 65-67), (col.9, lines 1-23), (fig.8), (col.6, lines 25-37, 52-58)

As per claim 43, 58 Perino discloses wherein said jumper mechanism comprises:

- a circuit board having bus portion traces (col.5, lines 53-64) configured for continuing said bus between said first and second circuit cards; (col.7, lines 4-11)
- a plurality of connectors coupled to said circuit board, at least one connector adapted to receive said portion of said first circuit card and at least one other connector adapted to receive. said portion of said second circuit card. (fig.8), (col.6, lines 52-58)

As per claim 44, 59 Perino discloses wherein said jumper mechanism comprises:



- a cable configured for continuing said bus between said first and second circuit cards; (col.7, lines 4-11)
- a plurality of connectors coupled to said cable, at least one connector adapted to receive said portion of said first circuit card and at least one other connector adapted to receive said portion of said second circuit card. (col.6, lines 52-58)

As per claim 50, 65 Perino discloses wherein said circuit cards are dynamic random access memory circuit cards and said system further comprises a memory controller coupled to said bus. (col.5, lines 24-26)

As per claim 69, Perino discloses a circuit card for use in a expandable system comprising:

- an input bus connection for receiving signals from a system bus; (col.5, lines 43-64)
- an output bus connection for outputting signals to said bus; (col.5, lines 43-64)
- a bus portion connecting said input bus connection to said output bus connection for routing bus signals through said card, wherein either said input bus connection does not connect to a connector in which said card resides or said output bus connection does not connect to a connector in which said card resides. (col.6, lines 52-58), (col.6, lines 28-31), (fig.8)

***Claim Rejections - 35 USC § 103***

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 45 and 60 are rejected under 35 U.S.C. 103(a) as being unpatentable over Perino et al. (US Patent 6,545,875) in view of Cargin, Jr. et al. (U.S Patent 6,023,147)

Perino discloses the limitation of connection circuits via bus cable except Perino fails to disclose specific type of cable as claimed in claims 45 and 60, the ribbon cable. However, Cargin discloses ribbon cable, (col.17, lines 21-29)

It would have been obvious one having ordinary skills in the art at the time the invention was made to incorporate Cargin's teaching into Perino's method to have a ribbon cable which the equivalent purpose of transmitting digital data between devices.

7. Claims 46-49 and 61-64 are rejected under 35 U.S.C. 103(a) as being unpatentable over Perino et al. (US Patent 6,545,875) in view of Handbook of LAN Cable Testing, Wavetek

Perino discloses the limitation of connection circuits via bus cable except Perino fails to disclose specific type of cable as claimed in claims 46-49 and 61-64, ribbon cable with a shield, coaxial cable, a twisted pair wiring and a waveguide. However, the Handbook of Lan Cable Testing discloses different types of cable which included shield/unshield, coaxial cable, a twisted pair wiring and a waveguide. (see page 55-56)

It would have been obvious one having ordinary skills in the art at the time the invention was made to incorporate different types of cable into Perino's method to have a variety of cable which the equivalent purpose of transmitting digital data between devices.

***Response to Amendment***

8. Applicant's amendment filed on 4/9/03 have been fully considered but does not place application in condition for allowance.

a. In response to application argument that Appel fails to suggest or disclose a "method of routing a system bus to a plurality of expansion cards" where the bus is routed "into a first connector and into a first circuit card residing within the first connector" and where the "bus is routed from the first circuit card to the second circuit card without entering the second connector." To the contrary, Appel discloses a bus system that is coupled directly to each connector that holds an expansion card. Examiner respectfully disagrees. As Appel notes at col. 3, lines 62-67, fig.3 and fig.4 the utilizes a cable (system bus) connector 301 on top of daughter cards 304 and 305 to interconnect the data lines across the two cards. Forming a loop between nodes 3 and 4. (fig.4), (col.2, lines 66-col.3, line 8), (col.2, lines 6-19). Therefore, it is properly state in the rejection of record.

***Claim Rejections - 35 USC § 102***

9. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

Art Unit: 2112

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

10. Claims 1, 4-14, 17-30, 33-36, 39-44, 50-51, 54-59, 65-72 are rejected under 35

U.S.C. 102(e) as being anticipated by Appel et al. (U.S Patent 6,219,733)

As per claim 1, 14, 30. Appel discloses method of routing a system bus to a plurality of expansion cards said method comprises:

- routing the bus (fig.4, 301) into a first connector (fig.4, 302) and into a first circuit card residing within the first connector; (col.5, lines 54-57)
- routing the bus from a portion of the first circuit card into a portion of a second circuit card residing within a second connector, wherein the bus is routed from the first circuit card to the second circuit card without entering the second connector; (fig.4), (col.3, lines 62-67), (col.2, lines 6-19)
- routing the bus (fig.4, 301) through the second circuit card (fig.4, 305) to the second connector (fig.4, 104), (col.5, lines 58-62).

As per claim 4, 17, 33 Appel discloses the method further comprising the act of routing the bus out of the second connector (fig.4, 104) into a portion of a system circuit board.

As per claim 5, 18. Appel discloses the method further comprising the act of terminating the bus after routing the bus out of the second connector. (fig.4, 105, 107)

As per claim 6,7 and 19, 20, 42, 57 Appel discloses the method wherein the first and second circuit cards each contain a top edge portion, each top edge portions being opposite an edge portion residing in a respective connector, and wherein the bus is routed from the top edge portion of the first circuit card into the top edge portion of the second circuit card. (fig.4) (col.6, lines 14-63), (col.2, lines 6-19)

As per claim 8 and 22, Appel discloses wherein said act of routing the bus from the portion of the first circuit card into the portion of the second circuit card comprises connecting the portion of the first circuit card to the portion of the second circuit card by a jumper mechanism. (fig.4, 301), (col.2, lines 6-19)

As per claim 9, 23, Appel discloses wherein said act of routing the bus (fig.4, 301) from the portion of the first circuit card into the portion of the second circuit card comprises connecting the portion of the first circuit card to the portion of the second circuit card by a circuit board having bus portion traces for continuing the bus between the first and second circuit cards. (col.2, lines 6-19)

As per claim 10, Appel discloses wherein said act of routing the bus from the portion of the first circuit card into the portion of the second circuit card comprises connecting the portion of the first circuit card to the portion of the second circuit card by a cable. (fig.4, 301), (col.2, lines 25)

As per claim 11-13, 24-26 Appel discloses wherein at least address, data and control signals are routed on said bus between the first and second circuit cards. (fig.4, 105, 107), (col.3, lines 1-8)

As per claim 21, 40 and 55, Appel discloses wherein said act of routing the bus from the portion of the first circuit card into the portion of the second circuit card comprises connecting the portion of the first circuit card to the portion of the second circuit card by a jumper mechanism. (col.2, lines 6-19)

As per claim 27, Appel discloses wherein the bus (fig.4, 301) is routed into the first circuit card by routing the bus into a first connector (fig.4, 302) in which the first circuit card is residing. (col.5, lines 54-57)

As per claim 28, Appel discloses wherein the bus is routed out of the second circuit card (fig.4, 305) by routing the bus out into a second connector in which the second circuit card is residing. (fig.4, 104)

As per claim 29, Appel discloses wherein a first portion of bus (fig.4, 301) signals are routed between the first and second circuit cards and a second portion of bus signals are provided to the second circuit card from the motherboard (fig.4, 100), (col.2, lines 6-19).

As per claim 34, 71 Appel discloses wherein the bus is routed to a first interface device connected the device on the first circuit card and the first interface device provides bus signals to the device on the first circuit card. (col.2, lines 6-19)

As per claim 35, 72 Appel discloses wherein the bus is routed to a second interface device connected the device on the second circuit card and the second interface device provides bus signals to the device on the second circuit card. (col.2, lines 6-19)

As per claim 36, 51 Appel discloses a bus system comprising:

- a bus mounted on a circuit board of said system; (col.2, lines 6-11)
- a plurality of expansion slots, each slot comprising a connector mounted on said circuit board and a circuit card residing within the connector, wherein said bus is routed into a first connector, into a first circuit card residing within said first connector, out of a portion of said first circuit card into a portion of a second circuit card residing within a second connector and through said second circuit card, and wherein said bus is routed from said first circuit card to said second circuit card without entering said second connector. (fig.4), (col.2, lines 6-19)

As per claim 39, 54 Appel discloses wherein said bus is terminated by a plurality of resistors(fig.3, 306, 307). (col.3, lines 23-43), (col.4, lines 18-27)

As per claim 41, 56 Appel discloses wherein said portions are located at a top edge of said first and second circuit cards opposite a bottom edge residing in said connectors. (fig.4), (col.6, lines 14-63), (col.2, lines 6-19)

As per claim 43, 58 Appel discloses wherein said jumper mechanism comprises:

- a circuit board having bus portion traces configured for continuing said bus between said first and second circuit cards; (col.2, lines 6-19)
- a plurality of connectors coupled to said circuit board, at least one connector adapted to receive said portion of said first circuit card and at least one other connector adapted to receive. said portion of said second circuit card. (col.2, lines 6-26)

As per claim 44, 59 Appel discloses wherein said jumper mechanism comprises:

- a cable configured for continuing said bus between said first and second circuit cards; (col.2, lines 6-11)
- a plurality of connectors coupled to said cable, at least one connector adapted to receive said portion of said first circuit card and at least one other connector adapted to receive said portion of said second circuit card. (col.2, lines 6-19)

As per claim 50, 65 Appel discloses wherein said circuit cards are dynamic random access memory circuit cards and said system further comprises a memory controller coupled to said bus. (fig.5, 513)

As per claim 66-68, 70 Appel discloses a processor-based system comprising:

- a processor; (fig.5, 510)
- a bus system (fig.5, 512) coupled to said processor;
- a bus mounted on a circuit board of said system; (col.2, lines 6-19)
- a plurality of expansion slots, each slot comprising a connector mounted on said circuit board and a circuit card residing within the connector, wherein said bus is routed into a first connector, into a first circuit card residing within said first connector, out of a portion of said first circuit card into a portion of a second circuit card residing within a second connector, through said second circuit card and out of said second connector, wherein said bus is routed from said first circuit card into said second circuit card without entering said second connector.(fig.4, col.2, lines 6-19)



As per claim 69, Appel discloses a circuit card for use in a expandable system comprising:

- an input bus connection (fig.4, 301) for receiving signals from a system bus; (fig.4, 105, 107),
- an output bus connection (fig.4, 301) for outputting signals to said bus; (fig.4, 105, 107)
- a bus portion connecting said input bus connection to said output bus connection for routing bus signals through said card, wherein either said input bus connection does not connect to a connector in which said card resides or said output bus connection does not connect to a connector in which said card resides. (col.4, lines 1-27), (col.3, lines 62-67)

***Claim Rejections - 35 USC § 103***

11. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

12. Claims 2-3, 15-16, 31-32, 37-38, 52-53 are rejected under 35 U.S.C. 103(a) as being unpatentable over Appel et al. (U.S Patent 6,219,733)

Appel discloses the claimed inventions as above for claim 1, which show routing bus from 1<sup>st</sup> circuit card to 2<sup>nd</sup> circuit card. However, Appel fails to show routing bus of 3<sup>rd</sup> to 4<sup>th</sup> circuit card. The addition of routing bus from 3<sup>rd</sup> to 4<sup>th</sup> circuit card is a mere

duplication of parts producing no new and unexpected result and therefore has no patentable significance. See MPEP 2144.04 VI B, and *In re Harza*, 274 F.2d 669, 124 USPQ 378(CCPA 1960). It would have been obvious to one of ordinary skill in the art at the time of applicant's invention to include the routing bus of 3<sup>rd</sup> or 4<sup>th</sup> circuit card into Appel's method so as to have a greater flexibility and so as to be compatible to have plurality of devices into system.

13. Claims 45 and 60 are rejected under 35 U.S.C. 103(a) as being unpatentable over Appel et al. (U.S Patent 6,219,733) in view of Cargin, Jr. et al. (U.S Patent 6,023,147)

Appel discloses the limitation of connection circuits via bus cable except Appel fails to disclose specific type of cable as claimed in claims 45 and 60, the ribbon cable. However, Cargin discloses ribbon cable, (col.17, lines 21-29)

It would have been obvious one having ordinary skills in the art at the time the invention was made to incorporate Cargin's teaching into Appel's method to have a ribbon cable which the equivalent purpose of transmitting digital data between devices.

14. Claims 46-49 and 61-64 are rejected under 35 U.S.C. 103(a) as being unpatentable over Appel et al. (U.S Patent 6,219,733) in view of Handbook of LAN Cable Testing, Wavetek

Appel discloses the limitation of connection circuits via bus cable except Appel fails to disclose specific type of cable as claimed in claims 46-49 and 61-64, ribbon cable with a shield, coaxial cable, a twisted pair wiring and a waveguide. However, the

Handbook of Lan Cable Testing discloses different types of cable which included shield/unshield, coaxial cable, a twisted pair wiring and a waveguide. (see page 55-56)

It would have been obvious one having ordinary skills in the art at the time the invention was made to incorporate different types of cable into Appel's method to have a variety of cable which the equivalent purpose of transmitting digital data between devices.

### **Conclusion**

15. *Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kim Huynh whose telephone number is (703)305-5384 or via e-mail addressed to [kim.huynh3@uspto.gov]. The examiner can normally be reached on M-F 8:30AM- 6:30PM.*

*If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on (703) 305-4815 or via e-mail addressed to [mark.rinehart@uspto.gov]. The fax phone numbers for the organization where this application or proceeding is assigned are (703)872-9306 for regular communications and After Final communications.*

*Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)306-5631.*



Kim Huynh

April 9, 2004

Khanh Dang  
Primary Examiner